Consultant for digital design and verification
- Verfügbarkeit einsehen
- 0 Referenzen
- auf Anfrage
- 91052 Erlangen
- auf Anfrage
- en | el | de
- 04.11.2024
Kurzvorstellung
Highly proficient Digital Design and Verification Engineer with many years experience in design and verification of digital systems, boards and ICs (ASICs, SoCs, FPGAs). Enjoys resolving challenging issues and dedicated to high quality standards.
Qualifikationen
Projekt‐ & Berufserfahrung
see my CV
Kundenname anonymisiert, see my CV
4/1981
–
offen
(43 Jahre, 9 Monate)
Tätigkeitszeitraum
4/1981 – offen
Tätigkeitsbeschreibungsee my CV for full details
Eingesetzte QualifikationenElektronik
Ausbildung
Electronic engineering
M.Sc. in Electrical and Electronic Engineering: Communication Systems option
1983
Birmingham, England
Birmingham, England
Über mich
I have over 40 years of experience in the development of digital systems. These have included the architecture of entire systems, design of board-level products and, in the past 28 years, integrated circuits, FPGAs and ASICs.
My CV includes details of my experience and expertise which would be too difficult to try and list here.
Please contact me if you would like me to send you a copy. References from past work positions are also available upon request.
My CV includes details of my experience and expertise which would be too difficult to try and list here.
Please contact me if you would like me to send you a copy. References from past work positions are also available upon request.
Weitere Kenntnisse
ASIC: complete Front-End flow, partitioning, chip integration, scripting
FPGA: Xilinx (Spartan, Virtex, Kintex), Altera (Cyclone, Stratix), integrated design flow from design entry to debugging and device configuration, Architecture-specific optimisation, Rapid-prototyping, re-targeting, integration in target system
Methodologies: design-for-reuse and platform-based design methodologies, verification methodologies (emulation-accelerated, In-Circuit-Emulation, coverage-driven)
System: architecture, modularisation, timing synchronisation, system integration
EDA-tools: Mentor Graphics, Synopsys, Cadence, Xilinx ISE, Altera Quartus
Design flow: Proof-of-concept, micro-architecture definition, RTL design (VHDL), Design Rule Checking (DRC, linting tools), simulation, synthesis, timing analysis, implementation & testing
Verification flow: Functional Verification, Verification strategy definition, Verification and Test Plans, Verification Environment architecture & implementation, Testbench development, Code coverage, VHDL, e/Specman, Coverage-Driven and Constrained-Random verification, Assertion-Based Verification (ABV), PSL, OVL, Component Modelling, Hardware-Accelerator-assisted verification, Emulator-based verification
Excellent analytical skills, paying attention to detail without losing focus of the targets
Highly capable of independent work, but also a good communicator, enjoying collaborative work in teams
Consulting: Accomplished consultant, having worked with many large multinational companies and established as a valued partner in achieving productivity improvements
Technologies: VHDL, Verilog, SystemVerilog, PSL, Tcl/Tk, e/Specman, Xilinx, Altera, ISE, Quartus, Mentor, ModelSim, Precision, HDL Designer Series, Synopsys, VCS, Design Compiler, Cadence, ARM, AMBA, DSP, Denali, FlexRay, Emulation incl. In-Circuit-Emulation (ICE), GSM, ATM, Wireless CDMA (WCDMA), LTE, USB, USB-on-the-Go, driving and flight simulation, 8- to 64-bit RISC and CISC processors, microcontrollers, Computer Graphics, single-board computer design, VME/VSB, PLDs, multi-processor architectures, Cache memory systems, component modelling, bit-slice architectures, high-speed serial communications, 3D real-time Image Generation, real-time fault-tolerant systems
FPGA: Xilinx (Spartan, Virtex, Kintex), Altera (Cyclone, Stratix), integrated design flow from design entry to debugging and device configuration, Architecture-specific optimisation, Rapid-prototyping, re-targeting, integration in target system
Methodologies: design-for-reuse and platform-based design methodologies, verification methodologies (emulation-accelerated, In-Circuit-Emulation, coverage-driven)
System: architecture, modularisation, timing synchronisation, system integration
EDA-tools: Mentor Graphics, Synopsys, Cadence, Xilinx ISE, Altera Quartus
Design flow: Proof-of-concept, micro-architecture definition, RTL design (VHDL), Design Rule Checking (DRC, linting tools), simulation, synthesis, timing analysis, implementation & testing
Verification flow: Functional Verification, Verification strategy definition, Verification and Test Plans, Verification Environment architecture & implementation, Testbench development, Code coverage, VHDL, e/Specman, Coverage-Driven and Constrained-Random verification, Assertion-Based Verification (ABV), PSL, OVL, Component Modelling, Hardware-Accelerator-assisted verification, Emulator-based verification
Excellent analytical skills, paying attention to detail without losing focus of the targets
Highly capable of independent work, but also a good communicator, enjoying collaborative work in teams
Consulting: Accomplished consultant, having worked with many large multinational companies and established as a valued partner in achieving productivity improvements
Technologies: VHDL, Verilog, SystemVerilog, PSL, Tcl/Tk, e/Specman, Xilinx, Altera, ISE, Quartus, Mentor, ModelSim, Precision, HDL Designer Series, Synopsys, VCS, Design Compiler, Cadence, ARM, AMBA, DSP, Denali, FlexRay, Emulation incl. In-Circuit-Emulation (ICE), GSM, ATM, Wireless CDMA (WCDMA), LTE, USB, USB-on-the-Go, driving and flight simulation, 8- to 64-bit RISC and CISC processors, microcontrollers, Computer Graphics, single-board computer design, VME/VSB, PLDs, multi-processor architectures, Cache memory systems, component modelling, bit-slice architectures, high-speed serial communications, 3D real-time Image Generation, real-time fault-tolerant systems
Persönliche Daten
Sprache
- Englisch (Muttersprache)
- Griechisch (Muttersprache)
- Deutsch (Gut)
- Französisch (Gut)
Reisebereitschaft
auf Anfrage
Arbeitserlaubnis
- Europäische Union
- Schweiz
Home-Office
bevorzugt
Profilaufrufe
2515
Alter
65
Berufserfahrung
43 Jahre und 8 Monate
(seit 04/1981)
Projektleitung
5 Jahre
Kontaktdaten
Nur registrierte PREMIUM-Mitglieder von freelance.de können Kontaktdaten einsehen.
Jetzt Mitglied werden