ASIC / Chip / Hardware Entwickler

I am a ASIC / Chip Design Engineer with more than 12 Years of work experience. I am into Analog Mixed Signal Design/Simulation/Layout/Full-chip Parasitic Extraction/Backend Verification. Also have exp. in Mixed-Signal Verification and Digital Design

• Elektronik
• Elektrotechnik

Profile summary / Objective

An extremely motivated and target oriented IC Design Engineer. My target is to work in a responsible role in Analog Mixed Signal Design bringing together various inter disciplinary teams together. Solving problems, through my expertise developed over the years, improving the business position of the company that I work for. I have over 12 years of work experience in the field of Microelectronics and a Masters Degree holder


Design

Analog Design - High Speed ADC, DAC, Analog Transistor Level Design, Automotive Blocks Know how – LIN, HSS, ADC, Temperature Sensors etc.
Full chip Parasitic Extraction and Re-simulation, Process corner and Monte Carlo simulations, Sub-Micron Effect simulations in Design
Full custom Analog Layout & Layout verification in 28nm technologies (DRC, LVS, SXRC, EMC, Density checks etc.)


Digital Design – Functional, Synthesis, Timing (Verilog, VHDL model generation), Process Corner Simulation, Critical path timing Analysis, Digital Transistor Library, Design and Simulation (Standard, High–Speed, Low–Power, Low–Noise), Automatic Place and Route (APR)


Verification - Digital, Analog and Mixed Signal Verification – Automotive chips; Experience in verification of Analog Test Bus (ATB) and back-end Verification of Intel Chip-sets


Foundry Process

1.0µ to 0.35µ Analog Mixed Signal Process targeting Automotive Applications
110nm to 65nm Digital Memory Technologies; 65nm Processor chipset; 28nm targeting High Speed Communication


EDA

Cadence - Schematic Entry, ADE–L, Virtuoso Layout Editor, Verification Assura
Synopsys – HSPICE, NanoSim, PrimeTime, Star Extract, Synthesis
Mentor Graphics – DA–IC, IC Station, Calibre nmDRC, LVS
Company Specific tools - Intel Internal Analog Simulator, XFAB Library Characterizer, Infineon verification Tools
Other Languages / Tools – Altera FPGA, Verilog, AMS, VHDL, Matlab, Ample, C, Perl, MS Office, Linux/Sun OS

- Elektrotechnik
- Hardware-Entwicklung
- ASIC Entwicklung
- Full Custom Layout
- APR
- Timing and Finctionality Verification
- Full-chip Parasitic Extraction and Simulation
- Chip Back-end Verification
- Analog Mixed Signal Verification
- Analog and Digital IP Creation